Systemverilog Academy
Join us on YouTube to access 16 Systemverilog Courses for $9 (₹599)pm
FREE Course: Systemverilog Essentials :
All you need to learn about SV to begin with.
Here is the complete course 'Systemverilog Essentials' which is available for FREE, no sign-up needed !
You will learn the essentials of SV to start your career along with exercises. (Note that exercises are not added to all lectures, they will be added eventually).
Video Lecture
Exercise
No exercise for this lecture
Click to see solution/ hints
Video Lecture
Exercise
No exercise for this lecture
Click to see solution/ hints
Video Lecture
Exercise
No exercise for this lecture
Click to see solution/ hints
Video Lecture
Exercise
No exercise for this lecture
Write a simple 8 bit full adder in Systemverilog.
(For now, you can write it on a paper. )
Â
From next module onwards, you need to write all programs and compile+simulate it. You can use the EDA playgrround to write+save+compile+simulate programs ,and in the next lecture, you will be seeing how to use EDA playground in more details.
Click to see solution/ hints
module adder (a,b,c_in,sum,c_out);
input logic [7:0] a;
input logic [7:0] b;
input logic c_in;
output logic [7:0] sum;
output logic c_out;
Â
logic [8:0] result;
Â
assign result=a+b+c_in;
assign sum=result[7:0];
assign c_out=result[8];
Â
endmodule: adder
Video Lecture
Exercise
No exercise for this lecture
1. Write a simple 8 bit full adder in Systemverilog. Compile it and make it error free
Â
2. Write a simple TestBench module for above adder module. You need to instantiate the DUT in the TB, connect DUT signals to TB local signals, drive few values into the inputs and verify the outpur by visual inspection.
Â
Â
From next module onwards, you need to write all programs and compile+simulate it. You can use the EDA playgrround to write+save+compile+simulate programs ,and in the next lecture, you will be seeing how to use EDA playground in more details.
Click to see solution/ hints
module testbench();
logic [7:0] tb_a;
logic [7:0] tb_b;
logic tb_c_in;
logic [7:0] tb_sum;
logic tb_c_out;
// Instantiaing the design module
adder adder1( .a(tb_a), .b(tb_b), .c_in(tb_c_in), .sum(tb_sum), .c_out(tb_c_out) );
// To dump signals to waveform
initial begin
$dumpfile("dump.vcd");
$dumpvars;
end
// Functional part of TB
initial begin
#1;
tb_a=1;
tb_b=2;
tb_c_in=1; // remove this and see
#1;
tb_a=10;
tb_b=25;
tb_c_in=1;
#1;
tb_a=30;
tb_b=40;
tb_c_in=1;
#1;
tb_a='hffff_ffff;
tb_b=1;
tb_c_in=1;
#1;
tb_a=0;
$finish();
end
endmodule: testbench
Video Lecture
Exercise
No exercise for this lecture
There is no exercise to do for this leactue, but now you need to get the Systemverilog LRM (details below) . Go through the document quickly and see what all are there. You will be able to map the documnets to what you have seen in this lecture.
Â
If you have access to IEEE from your university or company, get the latest document (2017) from IEEE as
Â
https://ieeexplore.ieee.org/document/8299595
Â
.Otherwise, get the 2012 LRM which is more than enough to learn almost anything in SV. You can search on google for "Systemverilog LRM" and still few universities gives the 2012 standand for free. (few links are below
Â
http://www.ece.uah.edu/~gaede/cpe526/SystemVerilog_3.1a.pdf
)
Â
Click to see solution/ hints
If you have access to IEEE from your university or company, get the latest document (2017) from IEEE as
https://ieeexplore.ieee.org/document/8299595
.Otherwise, get the 2012 LRM which is more than enough to learn almost anything in SV. You can search on google for "Systemverilog LRM" and still few universities gives the 2012 standand for free. (few links are below
http://www.ece.uah.edu/~gaede/cpe526/SystemVerilog_3.1a.pdf
)
Video Lecture
Exercise
No exercise for this lecture
Click to see solution/ hints
Video Lecture
Exercise
No exercise for this lecture
Click to see solution/ hints
Video Lecture
Exercise
No exercise for this lecture
dtq1
Click to see solution/ hints
dta1