Systemverilog OOP Simulation Example: Converting Module based TestBench to Class TB

A simulation example of Writing & Simulating Systemverilog  Module based TB & Converting it into Class based TB